A simulation tool named SDSI, specifically suited for the simulation of switched-current (SI) sigma-delta data converters, has been developed in an interactive design environment. The tool exploits the sampled-data nature of the circuits and provides several levels of hierarchy for the models. High level behavioural models are suited for initial system-level simulations and specification of building blocks. Lower level models, which take into account non-linear effects and eventually full SPICE level transistor models, are suited for bottom-up verification of circuits after the design of the building-blocks. There are no restrictions on the interoperability of both types of models. Very fast simulation times are achieved thanks to the sampled-data simulation approach, making the tool appropriate for the extensive analysis of sigmadelta modulators. The tool has been used to check the performance of a SI bandpass sigma-delta modulator fabricated in a 0.8pm CMOS technology. Experimental results validate this approach to the verification of SI sigma-delta modulators'.
Introduction
The analysis of sampled-data circuits such as sigma-delta modulators needs to be done in time-domain. Transistorlevel simulations with SPICE-like simulators are not adequate due to excessively long simulation times. Discrete-time approaches have been proposed, both for switched-capacitor (SC) and SI circuits [ 1] [2] . While simulators wi ! h a reasonable user-interface are available for SC circuits [ 11, nothing does yet exist for SI circuits. This paper describes a flexible approach for the implementation of such a SI simulator. It is based on an existing simulation environment, MATLAB/ SIMULINK. As will be shown, this environment can easily be adapted to our SI circuit-modelling approach. The benefits from MATLAB/SIMULINK are a reduced effort for the graphical user interface (CUI) implementation, high flexibility for the extension of the model library and extensive signal processing capabilities for the analysis of simulation results. The tool is also widely used, 
Principle of discrete-time simulation
In switched-current circuits we can identify on every clock-phase distinct sub-circuits composed of one cell acquiring a new current and one or more cells restoring their memorised current. The transistor-level schematic diagram of one such subcircuit is shown in Fig. 1 . The aim of the simulation is to determine the voltage stored on capacitor Ch', at the end of the clock phase &. Obviously, this voltage is a function of the initial values of the voltages across the capacitors CK,, CK2 and Cg, an depends on the duration of the clock phase @2. The precise form of the transient appearing on the gate of Mm3 during @2 is however not important for the global operation of the circuit. Only the final value is sampled and needs to be determined precisely. A minimal linear equivalent circuit for this subcircuit is shown in Fig. 2 . Restoring cells are modelled by a current source in parallel with an output conductance, while the acquiring cell is simply modelled by the memory transistors transconductance in parallel with its output conductance. Finite switch conductances are also included. This example assumes complete settling and therefore no dynamic effects are modeled. In practice, the effect of incomplete settling is precalculated and incorporated as errors in the static model. The effectively acquired signal current is the current Iin flowing through the conductance of value gms. This topology can easily be transposed into a block-level schematic diagram in the SIMULINK environment as Fig. 3 shows. Each block is evaluated on its respective clock phase based on the equivalent schematic of Fig. 2 . The necessary parameters for each input are the values of the output current and the output conductance of the driving cell. The block interconnections in the current mode domain have been defined as vector quantities, making it possible to propagate these parameters from the restoring cells to the acquiring cell. 
Low-level model implementation
A more detailed description of SI circuits can be given using the low-level library. A large number of memory cells and higher hierarchical level blocks have been included in this library. We will focus on the description of a fully differential Regulated-Folded Cascode ( W C ) memory cell. This model can be extended to other blocks. The schematic of this cell is shown in Fig. 5(a) . The differential mode input impedance is given by g l d = g , , A , where g, is the differential mode memory transistor transconductance and A is the gain of the local feedback made by transistors Mcp," and Mrp,n. Fig. 5(b) shows a block-level schematic diagram in the SIMULINK environment showing the connection of two RFC cells in series. On clock phase cell1 is on the restoring phase and cell2 is on the acquiring phase. The equivalent circuit used to compute the current acquired by cell2 is shown in Fig. 5(c) . The differential mode memory transistor drain current, I , = I , -I and the gate-source voltage, V, = VKSI, -Vssn are 'state variables which need to be computed to calculate the final memorized current at the end of (I] . The first step of the analysis is to determine the steady state of is subject to perturbation due to charge-injection and noise. Charge injected by the switch transistor on the memory transistor gate introduces an additional error (AVy) at the end of the sampling phase modelled as shown in [2] . Finally, a RMS noise sample, AV,, of the overall power is computed and added to VK yielding ~41.
(3)
The differential drain current memorized at the end of the 
Extension to non-linear input conductance
The model used for the RFC memory cell in the above section assumed linear variations around the quiescent point. This assumption is only valid for small changes of the input current with respect to the bias current. For large changes, one of the transistors forming the input feedback loop may leave the saturation region, causing a strong change in the differential input voltage, V,, and increasing the input impedance of the memory cell.
This signal dependent input impedance has been introduced into the model for the RFC memory cell through a non-linear resistor as Fig. 6 shows. Using this model, an interactive procedure is needed to solve the stationary 
Application to a SI 4th Order Bandpass EA Modulator
The tool presented in the above sections has been used to analyse the perfomiance of a SI 4th order bandpass XA modulator [5] . The block diagram of this modulator is shown in Fig. 7 . LDI integrators are based on the memory cell shown in Fig. 5(a) . Because of the input feedback loop, this memory cell exhibits a third-order dynamics. It can be shown that the current source called IhiasR (see The quantization noise in the signal band increases due to the linear error, r , g , , , , , and the non-linear error, r 3 g , , , , , I i . The linear error term produces a shift of the notch frequency [6] . On the other hand, the non-linear error term produces intermodulation such that the third harmonic of the input signal appears at fS/4 + 3(f,/4 -f s i , y , l a l )
. Hence, the presence of such outband tone is a clear manifestation of non-linearity and should hence becomes more strong as IhiccSR increases. Fig. 9(b) 
Conclusions
This paper described the discrete-time modelling of SI circuits in an interactive simulation environment. Both high-level models for initial circuit verification and lowlevel models for precise characterization are included in the simulation libraries. The tools have been used to analyse the performance of a SI Bandpass ZA modulator. Experimental measurements validate this approach to the verification of SI EA Modulators.
